Introduction
The Soudan 2 nucleon decayl experiment is a multinational collaboration of Argonne National Laboratory, the University of Minnesota, Tufts University, Oxford University, and the RutherfordAppleton Laboratory. The detector will be located in the Soudan iron mine in northern Minnesota. It will be 700 meters below the surface to reduce the cosmic ray background. The detector will have a total active mass of 1.2 Ktons and will be surrounded on all six sides by proportional tube veto shield walls which will produce signals for through-going cosmic rays or cosmic ray interactions in the rock walls.
The main detector consists of 256 modules (lm x lm x 2.5m high), each weighing 5 tons. Most of the mass of the detector comes from corrugated steel sheets (1.6 mm thick) which are stacked vertically to give a hexagonal close-packed array of holes. In each of these holes is a lm long resistive Hytrel plastic tube (16 mm diameter) which is insulated from the steel by mylar sheets. The tubes have electric potentials applied to them via narrow copper strips producing a graded electric field inside the tube going from -10 kV at the middle to ground at the two ends. Each module is sealed and has high purity argon-CO2 gas flowing through it. Ionization produced by particles traversing the tubes drifts (with a velocity of 1 cm/psec) up to 50 cm down the tubes as a result of the graded electric field. Here the ionization is amplified at vertical anode wires, and the signal is read out from these wires and from horizontal cathode strips behind the wires. The detector will have a track resolution of 15 and 10 mm for anode and cathode readouts, respectively, and 2 mm for the dimension along the tubes, Thus, the detector will have topological tracking capabilities charged particles and electromagne from candidate nucleon decays and The end of the stack of hytrel tubes and steel sheets faces an orthogonal array of proportional wires and cathode busses, to provide X-Y information about the charge drifting down the tubes. The third orthogonal coordinate Z is obtained by a relative time measurement of the drifting charge, The proportional wire and cathode signals are amplified by thick film hybrid preamps, and preamp outputs (which appear as current sources) are bussed on twisted pair of length 32 meters. Eight preamps are connected to each bus, in a scheme which avoids ambiguities. The events of interest are highly localized. This effectively multiplexes the readout of the detector and reduces the number of electronic channels by a factor of eight. The twisted pair summing busses drive conditioning-shaping amplifiers, and the outputs of these amplifiers are carried differentially on ribbontwisted pair cable analog cards which performr digitization and storage. space may be either 512 or 1024 addresses under software control of the local processor. RAM address is provided for data acquisition from P2, and the flash encoder clock is derived from the least significant address bit.
The zero crossing amplifier in each-channel provides a logic level which is a logic 1 if there is a pulse in the channel larger than the reference level supplied to the zero crossing amplifier. These 16 signals serve as input to four custom designed CMOS gate arrays (PDK-1000) each of which has approximately 1100 gates of logic devoted to timing and latching live channels. Each PDK-1000 gate array has within it the following:
1.
Live channel register. A four-bit register, the bits of which determine which channels shall be live for trigger purposes. This register may be used to gate off noisy channels and for trigger logic verification purposes.
2.
Trigger active time register. An eight-bit register, the contents of which specify the resolution time of trigger requests produced from this card. Cards may be allocated to the anode or cathode trigger request busses under software control. Trigger requests may be latched on these cards by the trigger so that by polling the data communication cards the trigger processor can determine which data crates met the trigger conditions. These 14 trigger requests are carr^.ed in two subsets of seven to the trigger logi4c card. Fast logic which has been written into the trigger logic card from the local processor in the trigger processor accepts these 14 inputs, and operates on them logically to produce an output. This output is the logical variable which is the global trigger for the experiment. This signal is carried on a line on the trigger processor MULTIBUS P2 backplane to each data communication card in the trigger processor, and then over each trigger bus back to the trigger communication card in each data crate. Trigger is carried on the MULTIBUS P2 backplane to the compactor card where it begins the trigger countdown sequence prior to compaction. It is also necessary to interrupt the 8086 at the time trigger timeout is complete. There is a slave 8259 interrupt processor (PIC) on the trigger communication card to allow various other interrupts to be served, for such things as global abort, external interrupt, etc.
Operation
In this section, we describe the operation of the readout system and, in particular, the details of the 8086 microprocessor software. Trigger information is made available from the 24 data crates in parallel to a central trigger processor. A fast hardware trigger matrix decides on the basis of channel adjacency and multiplicity whether the event is of sufficient interest to store in the analog card RAM's and later compact and readout. The analog board digitization proceeds asynchronously in each of the 24 data crates in a manner that RAM's are a circular data buffer.
When a trigger decision is positive, the digitization is continued for an additional 50 microseconds beyond trigger time. Thus a complete history from 50 microseconds before the trigger to 50 microseconds after the trigger is stored for each channel.
A program has been written for the 8086 microprocessor which services the readout and compaction of data from the analog cards. The program supervises the operation of the hardware compactor and synchronizes CAMAC I/O activity with the host. The program has been implemented as a set of interrupt service routines which handle conditions occurring in the compactor hardware. Host access to the FIFO buffer is controlled with the Compactor Gate Array Register (CSR). A special software protocol has been set up for exchange of variable length messages and data between the 8086 and the host via CAMAC.
The heart of the program is the trigger interrupt service routine. Upon receipt of a trigger, this routine first clears the FIFO buffer and then places some event identification at the top of the FIFO. It then address each of the 16 cards in the crate and reads a latch which indicates which channels on the card contain data. If a channel contains data, compaction is started on that channel and the program then halts pending receipt of one of two interrupt conditions, compaction done or FIFO full. If compaction is done, the next active channel is compacted. If the FIFO fills, the host must be notified to read out data before compaction can resume. The FIFO full interrupt service routine is called to set the CSR to allow the host access to the FIFO and then wait until the FIFO has been emptied before returning control to the trigger service routine. When compaction has completed on all cards in the crate, the host is again granted access to the FIFO buffer and the program polls the CSR to determine when the FIFO is empty. At this timep the trigger pending condition is cleared, and the logic is enabled to accept anoother trigger. The register initialization message is typically used to set the compactor threshold, set the trigger timeout and set trigger conditions on the analog cards. The variable reset message is used to assign a crate ID and the program restart message is used to transfer control to code which allows the 8086 program to recover from error conditions. The host level data acquisition and control software is MIDAS2, which interacts with the data crates via a serial CAMAC highway using a Jorway Corporation 411 CAMAC to UNIBUS interface. Data from a MULTIBUS data crate is transferred in DMA mode via 5-MHz byte serial CAMAC highway. Typical event sizes expected for Soudan 2 are 12 Kbytes and the anticipated deadtine is of the order of 40 msec. The MIDAS system provides interactive event display, data monitoring, and storage for offline processing.
A complete set of diagnostic software has been written to provide hardware debugging tools for most of the major subsystems within the data acquisition e lec tronics.
We have constructed a 3 data crate system for use in the quality control testing of the manufacture of the 5-ton Soudan 2 detector modules. This is currently operating with an external cosmic ray trigger system. We are currently constructing and testing the internal trigger for operation with the Soudan 2 detector.
